#### Exhibit 1

• , . •  MicroUnity Systems Engineering, Inc.

REDACTED

Mark Birrittella
Development Building
Cray Research, Inc.
900 Lowater Road
Chippewa Falls, WI 54729

Re: Technology Review Presentation Materials

Dear Mark:

A copy of the presentation materials from the REDACTED technology review is enclosed for use by Cray Research, Inc. in accordance with that certain License Agreement between MicroUnity Systems Engineering, Inc. and Cray Research Inc. dated REDACTED Under this agreement, Cray has an obligation to protect information disclosed pursuant to the agreement which is "in written, graphic, machine readable or other tangible form and is conspicuously marked 'Confidential', 'Proprietary' or in some other manner to indicate its confidential nature." The quarterly review presentation materials are confidential information.

Please contact me upon your receipt of this letter to verify proper delivery of the materials. I may be reached at (408) 734-8100.

Sincerely,

Tim Robinson

Director of Systems Engineering

7. B. Rob. -e

MU 0020319

Enclosure: Copy of the REDACTED technology review presentation materials

cc: John Moussouris, MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

#### Agenda for the Cray Research and MicroUnity Review

#### REDACTED

#### Tuesday

2.00 PM Introduction

2.15 PM Process Status

Paul Poenisch

4.00 PM Split for Business Meeting Discussion

#### Wednesday 1

8.00 AM Architecture Update

Craig Hansen

Tom Karzes

10.00 AM Circuits Update

Bill Herndon

Geert Rosseel

11.00 AM Euterpe Implementation

Geert Rosseel

Tim Robinson

12.00 PM Lunch - Discussion

1.00 PM Meeting Concludes

MU 0020320

CONFIDENTIAL

microunity

Confidential

# MicroUnity I.C. Process Status

#### Agenda

- Introduction process overview
- Historical perspective
- Current facility and equipment status
- Process status
- Current Device Status
- Documentation
- Summary

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review Confidential - Proprietary information of MicroUnity

# MicroUnity I.C. Process Status

Key Features of MOBI MOS 1


- 0.5 micron line and space on all layers.
- Advanced, non phase shifting, reticles.
- Maximum non-planarity at photomasking and metal deposition of < 0.15 microns.
- Four routing layers of metal, top two are air bridged.
- Symmetric PMOS and NMOS transistors.
- F<sub>1</sub> of bipolar transistors > 40 GHz.

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review Confidential - Proprietary information of MicroUnity


# Key Features of MOBI MOS 1 (continued)

- Package consists of die, space transformer and TAB.
- Metallization is inherently electromigration resistant.


MicroUnity Systems Engineering, Inc. REDACTED Process Status Review Confidential - Proprietary Information of MicroUnity




CONFIDENTIAL



# MicroUnity BiCMOS Process Cross Section




# Conventional BiCMOS Process Cross Section



MICROUNITY CONFIDENTIAL


#### microunity **Space Transformer Layout** Power flip-chip Seal ring (Vdd) Vdd distribution area pad .Tab bond pads sheet Vdd distribution Transformer power ring distibution metal Ground flip-chip pads Die pad ring matching pads Die edge location Signal flip chip pads Tab power pad Space Transformer Second metal signal line Pad ring signal pad Second metal Internal power Vdd connection Second metal signal line Ground pad Metal 2' Via 23' Metal 2' pad Seal ring Via 23' and Transformer edge Via 12' Power pad Paid ring power Metal 2' and Metal 1' pad Pad ring Internal ground pad ground pad pad CONFIDENTIAL MU 0020327



Confidential - Proprietary information of MicroUnity

# MicroUnity Systems Engineering, Inc.

|                                  |         |         |            |                         |          | • •          |          | •     |            |
|----------------------------------|---------|---------|------------|-------------------------|----------|--------------|----------|-------|------------|
| Vendor                           | Digital | Fujitsu | 4          | MO<br>MO                | EN       | intel        | Ш        | F     | MicroUnity |
| Process Name                     | CMOS-5  | Č CS-50 | CMOS-14    | CMOS-5S                 | CMOS-5X  | "0,6 micron" | EPIC-2BE | EPIC3 | MOBINGS    |
| Example Product                  | 21064A  | Sparc-2 | PA-7200    | PPC 620                 | PPC 601+ | P54C         | SSparc   | MAZP  | Calliope   |
| First Production                 | 3094    | 1094    | 4094       | 4Q94                    | 4094     | 1094         | 2094     | 3094  | 4004       |
| Supply Voltage                   | 3.3 V   | 3.3 V   | 4.4 V      | 3.3 V                   | 2.5 V    | 3.3 V        | 4.8 V    | 3.3 V | 3.3 V      |
| BICMOS?                          | по      | no      | 9          | 00                      | no       | yes          | Yes      | opt   | Yes        |
| Gate Length: Drawn (microns)     | 0.50    | 0.50    | 0.55       | 0.50                    | 0.50     | 0.50         | 0.60     | 0.55  | 0.50       |
| Gate Length: Effective (microns) | 0.37    | 0.45    | 0.38       | 0.39                    | 0.25     | 0.37         | 0.50     | 0.47  | 0.35       |
| Gate Oxide Thickness (angstroms) | 06      | 110     | 120        | 06                      | 7.0      | 80           | 120      | 06    | 108        |
| No. of Metal Layers              | 4       | 3 - 4   | හ          | 5                       | 5        | 4            | 8        | 3 - 4 | Ð          |
| Local Interconnect?              | yes     | no      | OU         | yes                     | yes      | no           | yes      | 0U    | yes        |
| Stacked Vias?                    | 00      | ПО      | DO         | yes                     | yes      | no           | yes      | yes   | yes        |
| M1 contacted pitch (microns) 500 | n,      | 2.1     | 1.8        | 4.1                     | 1.2      | 1.4          | 2.0      | 1.8   | 1.0        |
| M2 contacted pitch (microns)     | 1.8     | 2.1     | 1.8        | 1.8                     | 1.8      | 1.7          | 2.0      | 1.8   | 1.0        |
| M3 contacted pitch (microns)     | 5.0     | 2.1     | 2.4        | <del>6</del>            | 1.8      | 1.7          | 2.6      | 2.4   | 1.0        |
| M4 contacted pitch (microns)     | 5.0     | 210     | •          | 1.8                     | 1.8      | 3.5          |          | 4.0   | 1.0        |
| Routing Index (square microns)   | 4.9     | 4.4     | 4.3        | 2.7                     | 2.5      | 2.9          | 4.3      | 4.1   | 0.8        |
| NTIAL                            |         |         | MicroUnity | MicroUnity Confidential |          |              |          |       |            |



### microunity ...

# MicroUnity I.C. Process Status

Historical perspective on MicroUnity's I.C. Fab Time line of events

Last Proc. Eq. Last Pack. Eq. 1st Transistors 1st Pack. Parts 1st Yielding Part 1st lot out Start 1st Test. Start 1st Prod. 1st Equip. Del. 1st. Equip. Ord. **Ground Braking** Const. Go-ahead Facilities Comp. 93-'94month J J A S 0 Z O حـ 77 **Z** ഗ O Z O

MicroUnity Systems Engineering, Inc. REDACTEDProcess Status Review 11

Confidential - Proprietary information of MicroUnity

# MicroUnity I.C. Process Status

MicroUnity Fab current status

### Facilities

The fab was designed to provide a cleanliness level of class 10 or better. Currently the fab is running below the class 1 level 95% of the time with occasional excursions to ~ class 10.

Facilities are 95% built out, 100% by December.

— Temperature tracking +/- 0.25 F.

— Humidity tracking +/- 1% RH.

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 12 Confidential - Proprietary information of MicroUnity

## microunity m

# MicroUnity Fab current status (continued)

### Equipment

- Photomasking
- One i-line stepper in production operation
- One i-line stepper in qualification
- Resist spin coat capacity adequate for pilot operations
- One additional develop track on order.
- Etch/PECVD/Ion implant

PECVD system (5 chambers) are in production operation One medium current implanter is in production operation. Two plasma etch systems (ten chambers) and one

## microunity

# MicroUnity Fab current status (continued)

## Equipment (continued)

— Metallization

Two metal evaporators (six pockets each) are in production operation One lift-off tool is being characterized by engineering and one is waiting bring-up Two plating stations are up and running (three tanks each, one in use, one ready for fill).

Diffusion and Epi

Seven vertical diffusion tubes have processes up and running on them and, six have been released to production

MU 0020334

MicroUnity Systems Engineering, Inc. REDACTEDProcess Status Review 74 Confidential - Proprietary information of MicroUnity

# MicroUnity Fab current status (continued)

## ■ Equipment (continued)

- Diffusion and Epi (continued)

One epi system is up and released to production for the thin epi layer, thick layer is in engineering evaluation.

- Packaging

and developmental flip-chip bonder have been released Wafer saw, sawed wafer cleaner, wafer mounting station to production

TAB bonder, and airbridge equipment are in engineering evaluation.

# MicroUnity I.C. Process Status


### Process Status

### Transistors

- There are several critical alignments in the formation of the transistors (Bipolar and MOS). To date alignment on our single production stepper has been within the 3 sigma plus offset requirement, <0.15.
- "Poly wafflization" is the method chosen to maintain planarity and CD control at gate/base formation.

CD is being gathered now and so far looks good, but more data is needed

Layout was not adversely effected, SRAM cell is 22 sq. microns, the ECL atom is 96 sq. microns. MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 16 Confidential - Proprietary information of MicroUnity



# Process Status (continued)

## ■ Transistors (continued)


- Source, drain, emitter and collector areas are extended vertically by polysilicon formation between the poly 1 features (SDEC)
- SDEC formation is doable but more work is needed.
- Silicide used is CoSi<sub>2</sub>
- Silicide appears to be stable with the metal system in use.
- No testable transistors have reached E-test yet, we expect this to occur within two weeks.

MicroUnity Systems Engineering, Inc. REDACTEDProcess Status Review 18 Confidential - Proprietary information of MicroUnity

**ECL Atoms** 


### microunity =

## Analog Device Section



REDACTEDProcess Review 20 Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

**CMOS Atoms** 



REDACTED Process Review 22 Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

microunity and

SDEC, SDEC Isolation and CoSi2

(1) (2) (3)

REDACTED Process Review 23 Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

MU 0020343

CONFIDENTIAL

microunity -

SDEC Isolation close-up



REDACTED Process Review 24 Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

### microunity ....

# Process Status (continued)

### ■ Metallization

There are two basic metal systems in use for the process: Fi/Pt/Au and Nb/Au


The Nb/Au system is usable up to 400C\* for extended times (longer than 1 hour). The Ti/Pt/Au system is being used for the initial barrier between the metal systems and the transistors.

Multi-layer metal demonstrations (space transformer) are Lift-off of the Ti/Pt/Au stack has been demonstrated Lift-off is being used to pattern the metal layers Tests on the Nb/Au stack are just starting underway. MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 25 Confidential - Proprietary information of MicroUnity

Metal Short and OPen Test Structure

Confidential

26



REDACTED Process Review 27 Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

# Process Status (continued)

### ■ Packaging

- Flip-chip bonding

Currently only thermal compression is available - probably not suitable for production devices

modifications are underway and should testing should AuGe eutectic bonding has been tested, equipment resume in about a week

Pb and Pbln solder methods are being evaluated Production equipment still needs to be specified.

- TAB ILB

Initial tests are complete

System is usable but some issues remain.

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 28 Confidential - Proprietary information of MicroUnity


- Packaging (continued)
- Air bridge

Initial tests will start next week on forming the air bridge.

MU 0020349

MicroUnity Systems Engineering, Inc. REDACTEDProcess Status Review 29

Confidential - Proprietary information of MicroUnity



REDACTED Process Review 30 Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

# MicroUnity I.C. Process Status

**Current Device Status** 

### ■ Castor/Pollux

Process and circuit test vehicle

As of 10/28 there are 17 lots of this device in the line with the lead lot at CoSi2 patterning mask.

#### ■ Orchis

- Yield and burn-in test vehicle, 1 Mbit SRAM

11 lots in the line, lead lot at SDEC isolation mask.

MU 0020351

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 31

Confidential - Proprietary information of MicroUnity

## microunity m

# Current Device Status (continued)

### ■ Calliope

— Product I/O device

11 lots in the line, lead lot at CoSi2 patterning mask.

### ■ Euterpe

— Product MPU

This product is currently in final baseplate verification, we expect reticles for it by mid to late November. MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 32 Confidential - Proprietary information of MicroUnity

# MicroUnity I.C. Process Status

#### Documentation

### ■ Design Rules

- Currently in revision 4.4, 163 pages.
- Next revision, 5.0, is due out after initial lots are completed through the line.

#### SPICE Model

- Current model based on process (SUPREM-4) and device (PISCES-2B) simulations and device characterization from earlier foundry devices.
- Models are at the BSIM-2 level.

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 33 Confidential - Proprietary information of MicroUnity

### microunity m

## Documentation (continued)

## Process Specifications

- All process specifications are on-line in the CIM system
- The specifications are being written as the process step are stabilized, currently most process steps are running without formal specifications.

#### CIM System

- The system is being written in house, it is a graphically based data base system.
- system, lot and equipment comments are being recorded. Lots are currently tracked and operations verified on the
- Video input and equipment status logs are planned.

MicroUnity Systems Engineering, Inc. REDACTEDProcess Status Review 34 Confidential - Proprietary information of MicroUnity

# MicroUnity I.C. Process Status

#### Summary

- All process equipment is in and running
- Transistors to E-test are expected within about two weeks
- First lots are expected out by the end of November
- First yield should occur within three weeks of the completion of the first lots
- First packaged parts (for physical tests) should be complete by the end of November

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 35 Confidential - Proprietary information of MicroUnity

### microunity

### Summary (continued)

- Process issues to be addressed at this time include:
- Spacer etch time optimization.
- SDEC etch back time optimization.
- Implant adjustment to meet device specifications.
- Metal lift-off profile control interactions with dielectric stack.
- Flip-chip bond method evaluation.
- TAB ILB equipment issues (auto align and TAB finger placement).
- Air bridge process bring up.

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review 36

Confidential - Proprietary information of MicroUnity

## Characteristics

- Byte addressing, 64-bit virtual address space
  - 8-, 16-, 32-, 64-, 128-bit memory transfers
    - 64-bit general registers
- 32-bit, aligned instructions
- Simplest possible user state
- High-bandwidth memory
- Precise exceptions


CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CCH REDACTED

MU 0020357

## Ferpsichore memory structure



REDACTED

S

CONFIDENTIAL

## Euterpe memory structure

Euterpe processor w/cache

2 Hermes channels

32-bit SDRAM interface

MU 0020359

CONFIDENTIAL

MicroUnity Systems Engineering, ing.

REDACTED


# Euterpe subset implementation

- no floating-point
- no interprocessor communications
- no strong/sequential memory ordering
- no unaligned memory access
- 2 Hermes channels, subset of full-Hermes interleaving patterns: no octlet and no multiprocessor interleaves
- no EGFMUL64, G{,U}DIV, G{{,U}MUL{,ADD},ADD,SUB,SET}.{2,4}

MU 0020360


S

CONFIDENTIAL





MicroUnity Systems Engineering, Inc.  $\mathbf{m}$ Ś Superstring Pipeline ഗ  $\mathbf{m}$ Ш  $\mathbf{\omega}$ CONFIDENTIAL က Ш REDACTED MU 0020362 CCE

## Superspring Pipeline



MicroUnity Systems Engineering, Inc. للا  $\mathbf{m}$ ഗ SuperThread Pipeline മ ഗ Ш Ω S CONFIDENTIAL ഗ S K Ш ഗ Ш MICCOUNTY S മ Ш REDACTED တ ഗ  $\mathbf{m}$ MU 0020364 CO





MicroUnity Systems Engineering, Inc. byte i+s-1 byte l ω Data Representation byte i+1 Little-endian  $\infty$  $\infty$ Big-endian 15 s\*8-16 byte i+1 CONFIDENTIAL  $\infty$  $\infty$ 8\*8-8 s\*8-9 8\*8-8 byte I+s-1 byte I CLOUPIN Φ  $\infty$ s\*8-1 s\*8-1 REDACTED Memory byte 0 byte 1 byte 2 byte n  $\infty$ CCE CONFIDENTIAL MU 0020367

 $\infty$ 


 $\infty$ 

MicroUnity Systems Engineering, Inc. Fixed-Point Data Sizes doublet 16 CONFIDENTIAL quadlet octlet hexlet 128 64 32 15 Ricrounity 0 byte  $\infty$ 3 REDACTED ġ 127 SC MU 0020368 CONFIDENTIAL

MicroUnity Systems Engineering, Inc. Floating-point Data Sizes significand 112 significand significand 52 significand - - 23 single quad CONFIDENTIAL half 15 14 10 sign exponent 112 111 S 23 22 S. 22 sign exponent exponent ထု exponent 30 REDACTED 62 sign 127 126 Bign MU 0020369 CONFIDENTIAL

### MICCOLNIC

## Instruction Formats



REDACTED

E C C

CONFIDENTIAL

MICTOR IN

## Major Operation Codes

| 79.4  | BFE16 BFNUGE16 BFNUGE16 BFNUGE16 BFNUGE32 BFNUGE32 BFNUGE32 BFNUGE32 BFNUGE32 BFNUGE32 BFNUGE32 BFNUGE128 BFNUGE128 BFNUGE128 BFNUGE128 BFNUGE128 BFNUGE128 BFNUGE128 BFNUGE128 BFNUGE128 BFNUGE64 BFNUGE128 B  | B.MINOR |
|-------|---|---------|
| 192   | ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN<br>ESCAN | E.MINOR |
| 160   | SAAS64LAI<br>SAAS64LAI<br>SCAS64LAI<br>SCAS64LAI<br>SCAS64LAI<br>SMAS64LAI<br>SMAS64LAI<br>SMAS64BAI<br>SMUX64LAI<br>SMUX64LAI<br>SMUX64BAI<br>ST6LI<br>ST6BAI<br>ST6BAI<br>ST6BAI<br>ST72BAI<br>ST28LI<br>ST28LI<br>ST28LI<br>ST28LI<br>ST28LI<br>ST28LI<br>ST28LI<br>ST28LI<br>ST28LI   | S.MINOR |
| 128   | LU16LAI<br>LU16BAI<br>LU32LAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU32BAI<br>LU33BAI<br>LU33BAI<br>LU33BAI<br>LU33BAI<br>LU33BAI<br>LU33BAI<br>LU33BAI  | L.MINOR |
| 96    | GMULADD1<br>GMULADD2<br>GMULADD3<br>GMULADD3<br>GMULADD3<br>GMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULADD3<br>GUMULAD3<br>GUMULAD3<br>GUMULAD3<br>GUMULAD3<br>GUMULAD3<br>GUMULAD3<br>GUMULAD3<br>GUMULAD3  | G. 128  |
| 64    | FMULADD16 FMULADD32 FMULADD32 FMULSUB16 FMULSUB32 FMULSUB32 FMULADD16 GFMULADD32 GFMULADD32 GFMULADD128 GFMULSUB16 GFMULSUB16 GFMULSUB16 GFMULSUB16   | GF.128  |
| 32    | GSHUFFLEI<br>GSHUFFLEIAMUN<br>GSELECTB<br>GMDEPI<br>GMDEPI<br>GGFMUL<br>GGFMUL<br>GSWIZZLE<br>SSWIZZLE SWAP<br>GUDEPI<br>GUDEPI<br>GUUTHI   |         |
| 0     | ERES<br>ESHUFFLEIAMUX<br>EMUX<br>EBMUX<br>EGFMUL 64<br>ETRANSPOSEBMUX<br>ESWIZZL E<br>EDEPI<br>EUDEPI<br>EWTHI<br>EUWTHI<br>EUWTHI  | 71      |
| MAJOR | 0 + 2 & 4 & 6 & 6 & 6 & 6 & 6 & 6 & 6 & 6 & 6   | 31      |

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

REDACTED

### microunity.

# Minor Operation Codes: F, GF

| •••  |               |  |  |  |  |  |  |   |  |
|------|---------------|--|--|--|--|--|--|---|--|
|      | F.size        | 0  | 8  | 16   | 24   | 32   | 40   | 48  | 56   |
|      | 0~0w4rvor     | FADD.N<br>FSUB.N<br>FMUL.N<br>FDIV.N<br>F.UNARY.N      | FADD.T<br>FSUB.T<br>FMUL.T<br>FDIV.T<br>F.UNARY.T      | FADD.F<br>FSUB.F<br>FMUL.F<br>FDIV.F<br>F.UNARY.F      | FADD.C<br>FSUB.C<br>FMUL.C<br>FDIV.C<br>F.UNARY.C      | FADD<br>FSUB<br>FMUL<br>FOIV<br>F.UNARY      | FADD.X<br>FSUB.X<br>FMUL.X<br>FDIV.X<br>F.UNARY.X      | FSETE<br>FSETNUE<br>FSETNUGE<br>FSETNUL     | FSETE.X<br>FSETNUE.X<br>FSETNUE.X<br>FSETNUL.X     |
|      |               |  |  |  |  |  |  |   |  |
|      | GF.size       | 0  | 8  | 16   | 24   | 32   | 40   | 48  | 56   |
|      | 0 + 2 8 8 8 7 | GFADD.N<br>GFSUB.N<br>GFMUL.N<br>GFDIV.N<br>GF.UNARY.N | GFADD.T<br>GFSUB.T<br>GFMUL.T<br>GFDIV.T<br>GF.UNARY.T | GFADD.F<br>GFSUB.F<br>GFMUL.F<br>GFDIV.F<br>GF.UNARY.F | GFADD.C<br>GFSUB.C<br>GFMUL.C<br>GFDIV.C<br>GF.UNARY.C | GFADD<br>GFSUB<br>GFMUL<br>GFDIV<br>GF.UNARY | GFADD.X<br>GFSUB.X<br>GFMUL.X<br>GFDIV.X<br>GF.UNARY.X | GFSETE<br>GFSETNUE<br>GFSETNUGE<br>GFSETNUL | GFSETE.X<br>GFSETNUE.X<br>GFSETNUE.X<br>GFSETNUL.X |
| . 1. |               |  |  |  |  |  |  |   |  |
| 4    | F.UNAI        | F.UNARY, size.r  |  |  | GF.UN,   | GF, UNARY, size, r                           |  |   |  |
|      | <b>D-0</b> 6  | F.ABS<br>F.NEG<br>F.SOR                                |  |  | 0-86   | GF.ABS<br>GF.NEG<br>GF.SOR                   | ,  |   |  |

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

MU 0020372

F.SINK F.FLOAT F.INFLA F.DEFLA REDACTED

GF.SINK GF.FLOAT GF.INFLAT GF.OEFLA

microunity

## Minor Operation Codes: E, G

|        | 26 | IGNO                     | Ē           | EUSHRI     | EUSHRI<br>EROTRI     |
|--------|----|--------------------------|-------------|------------|----------------------|
| ·      | 48 | ESHLIO                   |             | ESHLIUO    | ESHLIUO<br>ESHUFFLEI |
|        | 40 | ESUB                     |             | EI 31 MAS  | EULMS<br>ESELECT8    |
|        | 32 | EADD<br>ESHLO            |             | ELMS       | ELMS<br>EASUM        |
| 70     | 24 |                          |             |            |                      |
| 4      | 9  | EANDN<br>EXOR            | EAN<br>CAND |            | EORN                 |
| 80     | ,  | ESUBO<br>ESUBUO<br>ESIBI | ESUBGE      |            | ESUBNE               |
| 0      |    | EADDO<br>EADDUO<br>ESETI | ESETGE      | הטחור      | ESETNE               |
| EMINOR |    | D 0                      | ı m ¬       | <b>+</b> L | > .                  |

CONFIDENTIAL

MU 0020373

REDACTED

- Microdaily

|                          | 56    |   |   | 56    |  | · · | 56      |                       | MicroUnity Systems Engineering, Inc. |
|--------------------------|-------|---|---|-------|--|-----|---------|-----------------------|--------------------------------------|
| Ш                        |       |   | 1 |       | ****   |     |         |                       | ems En                               |
| (O)                      | 48    | ļ.  |   | 48    |  |     | 48      |                       | I<br>nity Syst                       |
| es: L                    | 40    |   |   | 40    |  |     | 40      |                       | I<br>MicroUnity Systems Enginee      |
| Code                     | 32    |   |   | 32    |  |     | 32      |                       |                                      |
| tion (                   | 24    | 108<br>108  |   | 24    | 8S ·   |     | 24      | вваск                 | CONFIDENTIA                          |
| Operation Codes: L, S, B | 16    | L64LA<br>L64BA<br>L64L<br>L64L<br>L64B<br>L128BA<br>L128BA<br>L128L<br>L128BA |   | 16    | S64LA<br>S64BA<br>S64L<br>S64L<br>S64L<br>S128LA<br>S128LA<br>S128BA<br>S128L<br>S128BA      |     | 16      | BGATE                 | 00                                   |
|                          | 80    | L16LA<br>L16BA<br>L16L<br>L16B<br>L32LA<br>L32LA<br>L32L<br>L32L              |   | 8     | S16LA<br>S16BA<br>S16L<br>S16L<br>S32LA<br>S32LA<br>S32LA<br>S32LA<br>S32LA                  |     | 8       | MU                    | 0020374                              |
| Minor                    | 0     | LU16LA<br>LU16BA<br>LU16L<br>LU16B<br>LU32LA<br>LU32BA<br>LU32BA              |   | 0     | SAAS64LA<br>SAAS64BA<br>SCAS64LA<br>SCAS64LA<br>SWAS64LA<br>SWAS64LA<br>SWUX64LA<br>SWUX64LA |     | 0       | 8<br>B.LINK<br>B.DOWN | REDACTED                             |
|                          | L.min | 0-264567  |   | S.min | O-00450/   |     | B.MINOR | O+0'044007            | CCH                                  |

#### Branches

- Non-delayed branches
- Fixed-point compare and branch

equal, not equal, less, or greater/equal two-operand signed or unsigned compare bitwise and, then compare vs. zero

Floating-point compare and branch

Classic comparisons

EEE-aware comparisons

half, single, double, or quad precision

Unconditional branch

pc+offset or register save link (register 0)

REDACTED

CONFIDENTIAL

- Microulity

## Floating-point Compare

| Mnemonic         | nic  | Branc     | Branch taken if values compare as: | s compare as: |                          |                        |
|------------------|--|-----------|------------------------------------|---------------|--------------------------|------------------------|
| epoo             | O  | Unordered | Greater                            | Less          | Equal                    | Exception if unordered |
| E<br>NUGE<br>NUL |  | шшш       | ᄔᄔ⊢                                | шнш           | <u>.</u><br>⊢ <b>⊥</b> ⊢ | 0<br>0<br>0<br>0       |
| UC<br>UGE        | <u>"                                    </u> | ⊢⊢⊢       | :<br>Ч                             | 上比上           | ᄔᅩᄔ                      | 50<br>00<br>00         |
| L,NGE<br>GE,NL   | <;'->  |           | Ц⊢                                 | <b>⊢</b> ᄔ    | ш                        | ye.<br>ye.             |

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CCH REDACTED

# Privilege-level crossing branches

- Four privilege levels held in least-significant peck of PC
- Branch gateway

secure equivalent to L128LI+B+increase in privilege

Branch down

secure equivalent to B+decrease in privilege

Branch back

permits complete restoration of register state after event secure equivalent to L128LI+B+decrease in privilege

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

REDACTED

TOO

### Loads, Stores

- Byte addressing
- Big-endian or little-endian
- Byte, doublet, quadlet, octlet, hexlet
- Signed or unsigned (byte, doublet, quadlet)
- Aligned or unaligned (doublet, quadlet, octlet, hexlet)
- Base register + 12-bit signed offset Base register + index register
- Large immediates are loaded, not constructed

REDACTED

CONFIDENTIAL

## Synchronization

- Sequentially consistent and weak ordering
- Specified in TLB entry
- Synchronization operations always sequentially consistent
- Aligned octlet operations
- Swap (load mem->reg, store reg->mem)
- Add (load mem->reg, add reg+mem->mem)
- compare reg<->reg, if equal, store reg->mem) Compare&Swap (load mem->reg,
- Masked-write (load mem->reg, mux:mask,reg,mem->mem)

CCH REDACTED

CONFIDENTIAL

### Fixed-point

- Shifts, add, subtracts
- Explicit overflow checking
- Bitwise logical operations
- Compare and set boolean
- Register or 12-bit signed immediate
- Integer multiply and divide

REDACTED

CONFIDENTIAL

- Half, single, double, quad precision
  - Add, sub, mul, div, sqr, abs, neg
- Combined multiply, add/subtract
- Format conversions
- Explicit rounding selection
- Explicit exception handling
- Explicit inexact checking

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

REDACTED

CCE

CONFIDENTIAL

Microttnity Systems Engineering, Inc.

CCH

## Special-Purpose Instructions

- Find most significant one
- Count ones
- Bitwise multiplex
- Deal & Shuffle
- Gather & Scatter
- Galois Field Multiply

# Find most/least significant one

E.ULMS rc,ra

$$t \leftarrow \text{REG[ra]}$$
if  $t = 0$ 
res  $\leftarrow -1$ 
else
res  $\leftarrow i :: (t = 1 \text{ and } t = 0)$ 
endif

Most-significant:

rt,rs

E.ULMS

.

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CCT

MU 0020383

REG[rc]-← res

E.ASUM rc,ra,rb

t ← REG[ra] & REG[rb]

 $res \leftarrow 0$ 

for  $i \leftarrow 0..63$ 

res ← res + t endfor

REG[rc] ← res

CONFIDENTIAL

Count Ones:

E.ASUM

rt,rs,rs

REDACTED CCF

CONFIDENTIAL

#### Multiplex

E.MUX rd,ra,rb,rc

 $t \leftarrow \mathsf{REG[ra]} \\ \mathsf{REG[rd]} \leftarrow (t \& \mathsf{REG[rb]}) \mid (\sim t \& \mathsf{REG[rc]})$ 

G.MUX rd,ra,rb,rc

 $t \leftarrow \text{REG[ra]||\text{REG[ra+1]}} \\ \text{REG[rd]||\text{REG[rd+1]} \leftarrow (t \& (\text{REG[rb]} || \text{REG[rb+1]})) \\ (\sim t \& (\text{REG[rc]} || \text{REG[rc+1]}) \\$ 

CCH REDAC

CONFIDENTIAL

## Galois Field Arithmetic

E.GFMUL.64


GF(2<sup>64</sup>) multiply

64-bit polynomial multiply-divide

G.GFMUL.8

GF(2<sup>8</sup>) multiply

8-bit polynomial multiply-divide



CCH REDACTE

CONFIDENTIAL

## Group (DSP) Operations

- Designed to be accessible to compilers
- Operate on 128 bit vectors
- Fixed-point data sizes 1, 2, 4, 8, 16, 32, 64 bits
  - Floating-point data sizes 16, 32, 64 bits
- Multiply, add/subtract, shift/rotate
- Sombined multiply, add/subtract
- Flexible size and format conversion

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

T C C


MicroUnity Systems Engineering, Islo. d+p Q Group Add 0+g O  $\bigcirc$ CONFIDENTIAL **0**+€ Ω Microanity a+e ಹ Φ REDACTED CCA MU 0020388 CONFIDENTIAL

### MICCOLD IN

# Group Compress, Extract

- Group Compress: 128 bits to 64 bits
- immediate and dynamic shift amounts for all sizes: 1-64 bits
  - Group Extract: 256 bits to 128 bits
- immediate shift amounts for all sizes: 1-128 bits
- dynamic shift amounts for 128 bits

CONFIDENTIAL



CONFIDENTIAL


MicroUnity Systems Engineering, Inc.

TOO OCT

MICTO STATE

## Group Expand


- Group Expand: 64 bits to 128 bits
- immediate and dynamic shift amounts for all sizes: 1-64 bits
- signed and unsigned expand



REDACTED


CONFIDENTIAL

MicroUnity Systems Engineering, Inc.



## Group Shuffle

General form: GSHUFFLEI.2<sup>x</sup>.2<sup>y</sup>2<sup>z</sup>



imm = 
$$(x-3x-4x)/6 - (z-2)/2 + xz + y +$$

CONFIDENTIAL

CCST

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CCH REDACTED

### Group Shift

- Group Shift: 128 bits
- shift or rotate at 2, 4, 8, 16, 32, 64, 128 bit granularity
  - dynamic: ROTL, ROTR, SHL, SHR, USHR, MSHR
    - immediate: ROTRI, SHLI, SHRI, USHRI, MSHRI
- Group Deposit/Withdraw: 128 bits
- deposit or withdraw at 2, 4, 8, 16, 32, 64, 128 bit granularity
  - field\_size from 1..size, shift\_amount from 0..field\_size
    - immediate field\_size and shift\_amount only
      - DEPI, UDEPI, WTHI, UWTHI, MDEPI


CCT

MicroUnity Systems Engineering, Inc.

### MICCOL INC.

# Group Swizzle (Copy-Swap)

- Group Swizzle (Copy-Swap): 128 bits
- copy and/or swap at 1, 2, 4, 8, 16, 32, 64 bit granularity



REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.


### MICCORPIC


# Group Permute



2-mux


4-mux






Benes network: multistage permutation 4-mux, 3 stage


4-mux, two-dimensional (3-stage)




6-mux, two-dimensional (3-stage)

MU 0020395







MicroUnity Systems Engineering, Inc.

REDACTED

CONFIDENTIAL

### MICCOL

# Group Permute

# two dimensional network

8-mux, 16-mux, 8-mux


same network used for shifts, rotates, shuffles, permute

network itself capable of arbitrary permute, but instructions can't provide sufficient control bits in a single instruction

### G.SELECT.8

128 bits data, 4x16=64 bits control

16-way mux, byte-level granularity: complete byte permute 16-mux



MU 0020396

TOO

REDACTED

MicroUnity Systems Engineering, Inc.

### Microda".

# Group Permute

## G.SHUFFLEI.4MUX

128 bits data, 2x64 bits control

4-way mux with shuffle

3 passes perform complete 16-bit permute

5 passes perform complete 64-bit permute

# G.8MUX, G.TRANSPOSE.8MUX

128 bits data, 3x64 bits control

8-way mux with optional transpose (triple shuffle)

3 passes perform complete 64-bit permute

MU 0020397

JOS OF

REDACTED

MicroUnity Systems Engineering, inc.

# System Facilities

- All system state memory-mapped
- All system code can be compiled
- Lightweight exception and event handling
- Protected gateways
- Virtual-addressed, virtual/physical-tagged internal caches
- Internal buffer memory

Cache tags

Interprocessor communication buffers

//O transfer buffers

MU 0020398

REDACTED CCE

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

## Virtual Memory

Arbitrary virtual to physical maps

any page size

frame buffer, physical kernel spaces use one TLB entry each allocation of physically interleaved memory to virtual space

64-bit virtual addresses

Virtual caches with support for aliases

up to 4 privilege levels, in TLB

up to 16 bit address space identifiers

asid part of virtual address


MicroUnity Systems Engineering, Inc

CONFIDENTIAL

REDACTED

# Need VM space be > 64 bits?

- 64 bit space is more than large enough
  - Segmentation vs matching
- UNIX fork requires process-local addressing
- kernel and library code prefers global addressing



REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc

MicroUnity Systems Engineering, Inc. -local protection global global Translation Block Diagram 井 cache data cache tag CONFIDENTIAL address address global virtual address ocal virtual address physical address microunity translation global virtual to physical address address translation local virtual to global virtual REDACTED MU 0020401 CCH CONFIDENTIAL

MicroUnity Systems Engineering, Inc. match data mask Translation Lookaside Buffer || physical address virtual address CONFIDENTIAL match data mask 11 match data nask REDACTED 11 HO MU 0020402 CONFIDENTIAL

# Protection information

| .0           | 5        | 2           |
|--------------|----------|-------------|
|              | <u> </u> |             |
| <del>-</del> |          |             |
| 2            | ×        | 2           |
| က            |          |             |
| 4            | 3        | .:C         |
| ഗ            |          |             |
| 9 /          | <b>)</b> | 2           |
| /            | , A      |             |
| ω            |          |             |
|              | CS       | က           |
| 유            |          |             |
|              | Ø        | <del></del> |
| 12           | P        | <del></del> |
| 14 13        | သ        | 2           |
| 15 14        | ۵        | _           |
| •            |          | ٠.          |

- r,w,x,g: minimum privilege for access
- cc: cache control

0: cached, 1: coherent, 2: noallocate 3:physical

- cs: coherence state
- 4: read, 2: write, 1: replace
- p: priority, d: detail, s: sequential

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

REDACTED

# **Exceptions and Events**

- Exceptions post events
- Events handled via minimal context switch
- program counter and general register saved in D memory
- Multiple events remain queued in event register
- program counter & general register loaded from D memory
- Memory-mapped resources
- **Event register**
- Suspended thread's program counter & general register
  - Precise exceptions, never masked

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

REDACTED

CCT

### I/O structure

- Data moved by loads & stores (no DMA)
- Movement via event thread
- External interface chips "Calliope"
  - buffer memory
- buffer processor
- timing generator
- device formatters
- device-specific interfaces


MU 0020405

JOS TO

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.



### Summary

- Full 64-bit general-purpose architecture
  - Gigaflop supercomputer performance
    - DSP capable of video and audio
- Powerful and flexible Gigabit I/O system

MU 0020407

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

REDACTED

SS

### Mux operations viewed as functions on bit indices


An arbitrary mux operation may be viewed as a function on the bit index:

 $dest[i] \leftarrow src[f(i)]$ 


- The number of high index bits preserved by the function determines the "outer" group size.
- The number of low index bits preserved by the function determines the "inner" group size.

CONFIDENTIAL

■ For a 128-bit datapath, a bit index is 7 bits wide. If we preserve 2 high-order index bits, then we are operating on 4 groups of 32 bits. If we further preserve 3 low-order index bits, then we are operating on 8-bit groups within each 32-bit group.



This corresponds to an "outer" group size of 32 and an "inner" group size of 8.



MicroUnity Systems Engineering, Inc. Mux operations viewed as

Confidential - Proprietary information of MicroUnity

- A "copy" operation, on bits, pecks, nibbles, etc., corresponds to setting a consecutive sequence of index bits to constant values.
- A reversal, or "swap", operation on bits, pecks, nibbles, etc., corresponds to complementing a consecutive sequence of index bits.
- A rotate operation corresponds to performing modular addition on a consecutive sequence of index bits.
  - Zero fill and sign extend can be achieved through minor modifications of this.
  - Expand and compress operations can be achieved by additionally performing right or left shifts on the high-order index bits.

CONFIDENTIAL

MU 0020410

MicroUnity Systems Engineering, Inc.Mux operations viewed as

A shuffle/deal operation corresponds to performing a rotation on a consecutive sequence of index bits.

- Viewed as any power-of-two rectangular matrix, a transpose of that matrix corresponds to a perfect shuffle/deal of some order.
- Viewed as any power-of-two n-dimensional rectangle, an arbitrary transposition of the dimensions corresponds to a permutation on a consecutive sequence of index bits. Although it is possible to implement this generality, the encoding is somewhat cumbersome and requires too many bits to fit in an immediate.
- All of these functions on bit indices seem fairly easy to compute. However, a full crossbar for performing the data muxing is expensive to build. Is there a cheaper way?

MU 0020411

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.Mux operations viewed as

### General permutation algorithms

It can be shown that an arbitrary permutation of W bits can be performed by first arranging the data in an n-dimensional rectangle whose sides correspond to the factors of W. The permutation can then be achieved by performing a sequence of independent permutations along each dimension, followed by a second sequence of independent permutations which follows the dimensions in the opposite order, i.e., d1, d2, ..., dn, dn-1, ... d1. This is a sequence of 2\*n-1 permutations.

MU 0020412

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.General permutation algorithms

- The case we're interested in is the 2-dimensional case. When arranged as a rectangle, an arbitrary permutation can be achieved by performing the following sequence of operations:
  - a. Perform a set of independent row permutations on the data.
  - b. Perform a set of independent column permutations on the data.
  - c. Perform a set of independent row permutations on the data.
- If the row and column permutation operations are replaced with mux operations, some copying may also be achieved (although not all cases can be handled).


MU 0020413

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.General permutation algorithms

### The XLU datapath

Since our machine datapath is 128 bits wide, we are building a permutation network based on a 16 x 8 rectangle:



16 rows

8 columns

MU 0020414

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

The XLU datapath

7

- Data enters along the rows. Each row has 8 data buses.
- Stage 1 consists of performing an 8:1 mux operation on each bit from the 8 data buses in its row. The results are placed on a set of data buses which run along the columns, with 16 buses per column.
- Stage 2 consists of performing a 16:1 mux operation on each bit from the 16 data buses in its column. The results are placed on a set of data buses which run along the the rows, with 8 buses per row,
- Stage 3 consists of performing an 8:1 mux operation on each bit from the 8 data buses in its row. Data leaves along the rows.

### XLU datapath control

- Since each bit has two 8:1 and one 16:1 mux operations performed on it, we would need 128 \* (2\*3 + 4) encoded mux selects to perform all of these operations in the obvious way. This is 1280 independent mux controls. This seems like too much control logic and wiring.
- We can improve on this by generating multiple sets of control signals which are shared along columns (stages 1 & 3) or rows (stage 2), and a set of control selects which is shared along rows (stages 1 & 3) or columns (stage 2).

The control for each bit is generated locally by performing an independent mux operation on each of the control bits being shared by that row or column.

For example, for a given bit in stage 1, there are two 3-bit shared control buses in its column, and a 3-bit shared control select bus in its row. Each of the 3 control select bits selects one of the two corresponding control bits. The resulting 3-bit value is then decoded and used to control the 8:1 mux for that bit.

This breakdown of the XLU control into shared row and column signals significantly reduces the amount of control logic and wiring for the XLU.

### XLU placement and routing


It is initially intuitive to think of the stage 1, 2, and 3 muxes for a given bit being in close physical proximity to one another. However, this is not necessary. The data flow from stage 1 to stage 2 is along columns, so the stage 1 and stage 2 muxes for a given bit must be in the same column. The data flow from stage 2 to stage 3 is along rows, so the stage 2 and stage 3 muxes for a given bit must be in the same row. This still leaves room for four basic placement strategies.

CONFIDENTIAL

MU 0020418

MicroUnity Systems Engineering, Inc.XLU placement and routing

- Both a and b have the undesirable property that the data coming in and out isn't aligned with the rest of the datapath.
- Placement c has the advantage that some of the row wires don't need to coexist as they would in d. This is the placement we are using.



Confidential - Proprietary information of MicroUnity


### XLU functional control


- The shared row and column control signals for the XLU are generated by several indepenent control modules, each of which is specific to a particular class of operations. For example, shuffle control, shift/rotate control, copy/swap control, etc.
- These control signals are then selected by a mux operation. The outputs of these mux operations are the shared row and column control signals used for the XLU datapath control.


### Random little details

- The XLU also performs a load alignment function. This function bypasses the normal stage 1 mux operation, and is instead muxed into the datapath at the end of stage 1.
- While stages 1 and 2 use two sets of control signals, stage 3 uses three in order to handle sign extension. In addition, an addional pair of control signals is used to implement the shufflemux family of intructions. These additional control buses are shared between the high and low 64 bits of the datapath.

Stage 3 also performs zero/merge fill for some of the shift-related instructions. This is achieved by selecting shared column control signals with shared row selects, and using the result to determine whether the result should be taken from the main datapath or the fill bus.








REVI NOABBREV

Sofildential Information of Microdilly, Provided Duringen REDACTED Spreament Broinger, WHH REDACTED DATE.

TITLE XPATH

LAST\_MODIFIED:



FF CHANGES EVERY 800PS 1600PS PERIOD CLOCK

FF CHANGES EVERY 800PS -1-600PS PERIOD CLOCK 600

#### MICROUNITY CONFIDENTIAL

# Circuit Speed/Power Optimization

microunity

- Motivation
- Timing-Driven Power Optimizer
- Simplified Delay Modelling
- Problems with Simple Models
- Improved Delay Modelling

Circuit Speed/Power Optimization MicroUnity Systems Engineering, Inc.

Confidential - Proprietary information of MicroUnity

microunity

- Chip speed is limited by the slowest path
- Need tuned drive strengths to guarantee speed
- Power of constant-current circuits is proportional to drive strength
- Getting the most performance/Watt requires careful gate-level power tuning on a per-path basis
- Wire load dominates most nets and is indeterminate until after place & route
- Gate area is proportional to drive strength
- Need iterative speed power optimization

Motivation

Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

S

### Timing-Driven Power Optimizer (topt)

microunity ===

Given a cycle time goal:


- Analyze the delay of every single-cycle path between flip-flops
- Determine the minimum-allowed signal level for unspecified paths
- Replace the gates in the path with ones which minimize area and power
- Try to make all paths critical!

MicroUnity Systems Engineering, Inc. Timing-Driven Power Optimizer (topt) Confidential - Proprietary information of MicroUnity

microunity -

## Simplified Delay Modelling

MU 0020432



 $T_{Delay} = T_{Int} + log(2)*R_{Gate}*C_{Load}$ 

MicroUnity Systems Engineering, Inc.

Simplified Delay Modelling Confidential - Proprietar information of MicroUnity

4

# Problems with Simple Models

Real gates are sensitive to input slope

Many cell libraries forced to use worst-case (i.e. slowest) input slopes to guarantee performance by overpowering Poor input slope increases both T<sub>Int</sub> and output slope

0.7\*R\*C doesn't tell the whole story of load dependence

Slope-dependent effects much worse for some gates

Wide OR gates with shifted references are especially bad

Output waveforms do not always act like  $_e^{\it RC}$ 

Difficult to model slope with simple equations

N

MU 0020434

microunity

Example - FF drives OR/NOR  $\Phi_{\mathsf{B}}$ - CLoad Ont

What are the delay and slope of the flip-flop output?

Example - FF drives OR/NOR Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

တ

### topt Delay Model

microunity

Gate delay is table-derived function of

- Driving gate (i.e. which set of tables topt chooses)
- Output load capacitance
- Driven gate fanin (models impact of poor slope)
- Driven gate type (combinatorial or sequential)
- Flip-flops assumed not to pass bad slopes, but require larger input transitions to satisfy latching constraints

gate, but attempt to model it in context as best as we can. Lump all slope-dependent effects upon delay of driving

Confidential - Proprietary information of MicroUnity MicroUnity Systems Engineering, Inc.

topt Delay Model

## topt Delay Calculation

microunity

foreach net in path

C\_net = wire capacitance +  $\Sigma$ (gate input capacitance Dly\_tbl = f(driving\_gate, driven\_gate\_type,

Stage\_dly = linear interpolation between delays of bracketing C\_net entries in Dly\_tbl driven gate fanin)

Path\_dly = Path\_dly + Stage\_dly


endfor

MicroUnity Systems Engineering, Inc.

topt Delay Calculation

 $\infty$ 

Confidential - Proprietar information of MicroUnity



Confidential - Proprietary information of MicroUnity

## Delay Model Complications

microunity

- If driven gate is combinatorial, add measured delay to compensate for slowing its output slope
- If driven gate is sequential, its (slave) output slope is assumed to be independent of input slope, but T<sub>Meas</sub> and T<sub>Ref</sub> measured to 50mV differential at the latch feedback nodes
- Due to similarity of many gates, there are relatively few driven-gate combinations to simulate

Delay Model Complications 10 MicroUnity Systems Engineering, Inc.

Confidential - Proprietary information of MicroUnity

MU 0020439

REDACTED


CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

MU 0020440


## Non-blocking Load Buffer

microunity




REDACTED

#### Main Pipeline



#### Instruction Pipeline



#### mmicrounity


## Mask Data Processing

- In-house tool, "visimm" used for all back-end mask data processing.
- Derived layer synthesis (uses geometric AND, OR, grow/shrink etc.)
  - Wafflization & perforation of metal layers to regulate pattern density.
    - Computation of airbridge support structures.
- DRC checking of all derived data.
- Computation of Optical Proximity Correction (OPC) features: serifs, scattering bars, anti-scattering bars.
- Application of mask-vendor-specific feature biases.
- Direct output of MEBES pattern format, with automatic arrayed figure compaction.
- Post-fracture readback XOR check of pattern data.
- Complete MEBES job deck synthesis: composite reticle contains scribe frame, die patterns, bar code, fiducial/alignment marks etc.

#### mmmmicrounity

## Mask Data Processing


- Typical 28-layer reticle set contains around 6 billion rectangles.
- Figure compaction often achieves < 2 bytes per rectangle (uncompacted MEBES is 8 bytes per rectangle minimum).
- physical memory. An entire mask set can be fractured (including post-Fracturing is run on a 4-CPU SGI Challenge machine with 2GB of fracture DRC & XOR checks) in 2-3 weeks."
- 68 production reticle tapes issued to date.
- In-house pattern file viewer, "mebesview" supports instant examination of fracture results, automatic overlay of DRC/XOR flags, "pushbutton" hardcopy on PostScript laser printer or Versatec plotter.
- Key constraint: "vIsimm" processes Manhattan rectangles only internal algorithms are all vertex-based for maximum speed. Process design rules disallow non-Manhattan geometry on all layers.




MICROUNTY CONFIDENTIAL

Pattern file: "199991800.03" Created;

REDACTED






Ē

REDACTED


Pattern file; 199991800.03" Created;

MOTOURIN CONTROL



MICROUNITY CONFIDENTAL


REDACTED



REDACTED MICHOUNITY CONFIDENTIAL

Pattern file: "199991800.03" Created:

A CHA



MICHOUNITY CONFIDENTIAL

Pattern IIIe: '19999 1800.03" Created: REDACTED

MICROUNITY CONFIDENTIAL

METALS SUPPORT PROFINES FOR HETALY

|                     | CONFIDENTIAL   | ·  |  |
|---------------------|--|--|--|
| MU 0020451          |  |  |  |
| <b>8 1</b> (        |  | a a  | 数  |
|                     |  |  |  |
|                     | 超 第 章  |  | 新 耕 数  |
|                     |  |  |  |
|                     | * * * *  | #EX #EX 120  | 概 遊  |
|                     |  | 蘇  | <b>\$</b>  |
|                     |  |  |  |
|                     | <b># 9 #</b>   |  |  |
|                     |  |  |  |
|                     | # 5 #  | 雅 路 雄  | 耕  |
|                     |  | <b>*</b>   | <u>u</u>   |
|                     |  |  |  |
|                     |  |  |  |
|                     |  |  |  |
|                     | <b>排 無 蟹</b>   | 斑 数 键  | 超 繼  |
|                     |  |  | (2)  |
|                     |  |  |  |
|                     | -  | <b>2</b>   |  |
|                     |  |  |  |
|                     | <b>数</b>   | 数 数  | <b>B</b> 55  |
|                     | # # 数 数  | <b>避</b>   | 雄 媛  |
|                     |  |  |  |
|                     |  | 新 新 新 新 新 新 新 新 新 新 新 新 新 新 新 新 新 新 新  |  |
|                     |  | #12 ## ##  |  |
| <u> </u>            | · · · · · · · · · · · · · · · · · · ·  |  |  |
|                     |  | 数  | 郡 翼  |
|                     |  |  |  |
|                     | 班 数  |  |  |
|                     |  |  |  |
|                     | 整整   |  |  |
| 選 縦 選 油             | 超 雅 概  | <b>脚</b>   | 4 遊  |
|                     | and the second s |  |  |
|                     | 注  |  | <b>29 20</b>   |
| 10 SE SECRETARIO    |  |  |  |
|                     |  | # <b>S</b> '   | <b>6</b>   |
| 数 雅 雅               | 「  | 群 題  |  |
| MALE .              |  |  |  |
|                     | . <b>#</b>   |  |  |
|                     |  | No. 100 Action Control of the Contro |  |
|                     |  | 2 #  |  |
| 題 母 智               | 数 裁  | ## ## ## ## ## ## ## ## ## ## ## ## ##   | # # # #  |
|                     |  |  |  |
|                     | # #  | 群 独  | 数 数  |
|                     |  |  |  |
|                     | R B  |  |  |
|                     | TH ##  | 数 数<br>数   |  |
|                     |  |  |  |
|                     |  |  |  |
|                     |  |  |  |
|                     |  |  |  |
|                     |  |  | <b>13</b>  |
|                     |  |  |  |
| The Branch Strategy |  |  |  |
| 25 86               | 8 #  |  | E E  |
|                     |  |  |  |
|                     | 数  | <b>*</b>   |  |
|                     |  |  | E BESTERON DE LA CONTRACTOR DE LA CONTRA |

CONFIDENTIAL